A fourth order incremental analog to digital converter (ADC) is proposed which performs 16 bit conversions at a 50 kHs rate on sampled and held data. A new self calibration scheme is presented which eases the matching requirements of capacitors, and the performance of the operational amplifiers in the ADC by changing coefficients in the digital postprocessing.
INTRODUCTION
Dynamic range in CCD imagers is defined as the maximum number of electrons a well can hold, divided by the number of electrons caused by noise in a well. This dynamic range can be as high as 16 bits for high resolution scientific CCD detectors. System designers always want the detector in a CCD imager to be the limiting factor on dynamic range instead of the electronics, so there exists a need for a l6bit or higher ADC which can convert pixel data at 50kHz.
CCD imagers in satellite applications impose an additional requirement that the ADC perform properly when exposed to radiation in space. Proton radiation found in low earth orbits may trigger an SCR latchup, or cause an ADC chip to loose data due to single event upsets. R a d k tion can also generate noise [I, 21 in analog circuits which must be filtered out, or compensated for.
The analog section of a 16 bit ADC has been fabricated and tested which shows promise for meeting the above requirements. The ADC is a fourth order incremental ADC, and uses a new calibration algorithm to correct for the nonlinearity caused by gain errors in the integrators.
ARCHITECTURE
Successive approximation ADC's can achieve 16 bit resolution at 50kHz when self calibration techniques are used to overcome the matching problems of on chip capacitors. The combination of high resolution and speed is achieved by performing one comparison per bit (for an 16 bit conversion, the comparator must settle 16 times). While this leads to good conversion speed, there is no inherent rejection of noise in the ADC. A noise spike caused by the arrival of an energetic proton could lead to an erroneous value for one of the more significant bits, which would lead to a large error in the final answer. The remaining conversion cycles can not change a bit which has been corrupted by noise. Algorithmic, and pipelined ADC's are also one comparison per bit architectures, and will be plagued by the same noise rejection problem.
Like the delta sigma ADC, the incremental ADC [3, 4, 51 is also an oversampled ADC, but it is intended for sampled 0-7803-3073-0/96/$5 .OO ' 1996 IEEE and held data, which makes it better suited for CCD data. The incremental ADC processes a large number of input samples to get high resolution, but the signal processing is done on a sample by sample basis instead of on a continuous data stream. Noise on the input is averaged, and noise which causes a bad comparison can be corrected by later cycles.
INCREMENTAL ADC
The operation of a first order and second order incremental ADC are described in detail in [3, 41 and the circuit is shown is Figure 1 . Noise added to the input of a first order incremental ADC will be integrated along with the signal, so like the integrating ADC, only the average value of the noise will affect the ADC output. Unlike the integrating ADC, noise at the input of the comparator will not significantly affect the incremental ADC accuracy. If a noise spike causes the comparator in an incremental ADC to output an erroneous value, both the integrator (through the feedback path) and the digital counter will record this bad value. The output of the integrator is now very large, so on the following cycles, the comparator will output a value which compensates for the previous error. Unfortunately, a first order incremental ADC is about as slow as an integrating ADC.
FOURTH ORDER INCREMENTAL ADC
A higher order integration of the input signal and feedback data can be achieved by cascading the first order modulators as shown in Figure 2 [3, 51. After n cycles, the voltage on the output of the fourth integrator is: The indices on the summations in equation 1 are skewed because there is a delay of one clock period in each of the integrators. The gain of the mth integrator is a,,,, a; are the outputs of the first comparator, b j the outputs of the second comparator, and so on. We can modify equation 1 so we have only sums of summations as shown in equation 2.. Equation 2 can be solved for V;.,/V,., resulting in equation 3. The last term of equation 3 can be considered to be a residue, which is not accounted for by the digital outputs, the smaller the residue, the higher the resolution. The decrease of the residue as n increases is now on the order of n-', which explains why the fourth order ADC is so much faster than the first order ADC. For 18 bits precision, the number of integration/comparison cycles can be chosen to be 85, which makes the sample rate 4.25MHz when the data rate is 5OkHz.
Simulations show that the fourth order incremental ADC is able to reject noise on it's input of ZOOpV,,,,,, and noise at the comparator input of ~OT~V,,,,~. 
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MODULATOR CIRCUIT
A fourth order modulator circuit has been fabricated as a fully differential circuit to improve power supply rejection, cancel odd order capacitor nonlinearities, and increase signal to noise ratios. The phase 4 switch is turned off after the phase 3 switch t o make the charge injection independent of which reference voltage is selected. The charge injection is then a common mode voltage which is rejected by the differential opamp [6] . Likewise, the phase 1 switch connected to ground is turned off before the phase 1 switch to K,. Class A-B opamps [7] are used to avoid nonlinear settling caused by slew rate limiting, and to reduce power consumption. A common mode feedback circuit for the opamp provides continuous feedback through capacitors which are periodically zeroed to compensate for leakage. A positive feedback comparator is used to quantize the output of the integrator to one bit.
DIGITAL PROCESSING AND SELF
There are circuit techniques which correct the nonideal behavior of opamps and capacitor arrays, but in this case, the integrator gains do not need to be any particular value for the ADC to function properly, as long as the output processor knows exactly what the gain of each integrator is.
It is usually preferable to increase the complexity of digital circuitry rather than analog circuitry, so I have chosen to calibrate this ADC by changing coefficients in the digital decoding logic to match the analog gain, instead of trying to set the gain of the analog integrators to exactly f . Given mismatches of less than half a percent, only the first stage gain needs to be measured to get 16 bit accuracy. A block diagram of the digital post processing is shown in Figure 3 . Notice that the multipliers which operate at 4.25MHz multiply the one bit outputs of the comparators by a polynomial function of i, and the large multipliers for the calibration coefficients operate at 50kHz. 
RESULTS
Deviations from a best straight line fit are shown in Figure 4 for a fourth order ADC without gain calibration. The main linearity problem caused by incorrect gain is the discontinuity at the zero crossing. The more continuous nonlinearity is suspected to be caused by capacitor nonlinearities, or charge injection. Figure 5 shows the same ADC with the proper gain set in the post processing. The calibration patterns for the same ADC without and with the proper gains set are shown in Figures 6, and 7 respectively. When the calibration patterns line up, the proper gain appears to be set.
FUTURE WORK
The next step with the calibration algorithm would be to write an optimizer which has knowledge of what a proper calibration pattern looks like, and adjusts the gain accordingly. Multi-level quantizers, and two second order loops should be explored to compensate for capacitor linearity problems, and finite opamp gain respectively. 
